img Leseprobe Leseprobe

High Quality Test Pattern Generation and Boolean Satisfiability

Rolf Drechsler, Stephan Eggersglüß

PDF
ca. 96,29
Amazon iTunes Thalia.de Weltbild.de Hugendubel Bücher.de ebook.de kobo Osiander Google Books Barnes&Noble bol.com Legimi yourbook.shop Kulturkaufhaus ebooks-center.de
* Affiliatelinks/Werbelinks
Hinweis: Affiliatelinks/Werbelinks
Links auf reinlesen.de sind sogenannte Affiliate-Links. Wenn du auf so einen Affiliate-Link klickst und über diesen Link einkaufst, bekommt reinlesen.de von dem betreffenden Online-Shop oder Anbieter eine Provision. Für dich verändert sich der Preis nicht.

Springer New York img Link Publisher

Naturwissenschaften, Medizin, Informatik, Technik / Elektronik, Elektrotechnik, Nachrichtentechnik

Beschreibung

This book provides an overview of automatic test pattern generation (ATPG) and introduces novel techniques to complement classical ATPG, based on Boolean Satisfiability (SAT).  A fast and highly fault efficient SAT-based ATPG framework is presented which is also able to generate high-quality delay tests such as robust path delay tests, as well as tests with long propagation paths to detect small delay defects.

 

The aim of the techniques and methodologies presented in this book is to improve SAT-based ATPG, in order to make it applicable in industrial practice. Readers will learn to improve the performance and robustness of the overall test generation process, so that the ATPG algorithm reliably will generate test patterns for most targeted faults in acceptable run time to meet the high fault coverage demands of industry. The techniques and improvements presented in this book provide the following advantages:

 

  • Provides a comprehensive introduction to test generation and Boolean Satisfiability (SAT);
  •  Describes a highly fault efficient SAT-based ATPG framework;
  • Introduces circuit-oriented SAT solving techniques, which make use of structural information and are able to accelerate the search process significantly;
  • Provides SAT formulations for the prevalent delay faults models, in addition to the classical stuck-at fault model;
  • Includes an industrial perspective on the state-of-the-art in the testing, along with SAT; two topics typically distinguished from each other.

Weitere Titel von diesem Autor
Rolf Drechsler
Weitere Titel in dieser Kategorie

Kundenbewertungen

Schlagwörter

VLSI Test Architectures, Boolean Satisfiability, VLSI Testing, Delay Testing, Automatic Test Pattern Generation, VLSI Test Principles, ATPG based on SAT, ATPG