img Leseprobe Leseprobe

Interconnect Reliability in Advanced Memory Device Packaging

Chong Leong, Gan, Chen-Yu, Huang

PDF
ca. 213,99
Amazon iTunes Thalia.de Weltbild.de Hugendubel Bücher.de ebook.de kobo Osiander Google Books Barnes&Noble bol.com Legimi yourbook.shop Kulturkaufhaus ebooks-center.de
* Affiliatelinks/Werbelinks
Hinweis: Affiliatelinks/Werbelinks
Links auf reinlesen.de sind sogenannte Affiliate-Links. Wenn du auf so einen Affiliate-Link klickst und über diesen Link einkaufst, bekommt reinlesen.de von dem betreffenden Online-Shop oder Anbieter eine Provision. Für dich verändert sich der Preis nicht.

Springer International Publishing img Link Publisher

Naturwissenschaften, Medizin, Informatik, Technik / Hardware

Beschreibung

This book explains mechanical and thermal reliability for modern memory packaging, considering materials, processes, and manufacturing.


In the past 40 years, memory packaging processes have evolved enormously. This book discusses the reliability and technical challenges of first-level interconnect materials, packaging processes, advanced specialty reliability testing, and characterization of interconnects. It also examines the reliability of wire bonding, lead-free solder joints such as reliability testing and data analyses, design for reliability in hybrid packaging and HBM packaging, and failure analyses. The specialty of this book is that the materials covered are not only for second-level interconnects, but also for packaging assembly on first-level interconnects and for the semiconductor back-end on 2.5D and 3D memory interconnects. 


This book can be used as a text for college and graduate students who have the potential to become our future leaders, scientists, and engineers in the electronics and semiconductor industry.


Weitere Titel in dieser Kategorie
Cover Inductive Logic Programming
Stephen H. Muggleton
Cover Digital Transformation
Poongodi Thangamuthu

Kundenbewertungen

Schlagwörter

Semiconductor Reliability, Reliability engineering, Materials Packaging, Memory device packaging, First and second level interconnects