Electromigration Modeling at Circuit Layout Level

Cher Ming Tan, Feifei He

PDF
ca. 53,49
Amazon iTunes Thalia.de Weltbild.de Hugendubel Bücher.de ebook.de kobo Osiander Google Books Barnes&Noble bol.com Legimi yourbook.shop Kulturkaufhaus ebooks-center.de
* Affiliatelinks/Werbelinks
Hinweis: Affiliatelinks/Werbelinks
Links auf reinlesen.de sind sogenannte Affiliate-Links. Wenn du auf so einen Affiliate-Link klickst und über diesen Link einkaufst, bekommt reinlesen.de von dem betreffenden Online-Shop oder Anbieter eine Provision. Für dich verändert sich der Preis nicht.

Springer Singapore img Link Publisher

Naturwissenschaften, Medizin, Informatik, Technik / Physik, Astronomie

Beschreibung

Integrated circuit (IC) reliability is of increasing concern in present-day IC technology where the interconnect failures significantly increases the failure rate for ICs with decreasing interconnect dimension and increasing number of interconnect levels. Electromigration (EM) of interconnects has now become the dominant failure mechanism that determines the circuit reliability. This brief addresses the readers to the necessity of 3D real circuit modelling in order to evaluate the EM of interconnect system in ICs, and how they can create such models for their own applications. A 3-dimensional (3D) electro-thermo-structural model as opposed to the conventional current density based 2-dimensional (2D) models is presented at circuit-layout level.

Weitere Titel in dieser Kategorie
Cover Nanoelectronics
Joachim Knoch
Cover Computational Physics
Cristian C. Bordeianu
Cover Newtonian Mechanics
Sujaul Chowdhury

Kundenbewertungen

Schlagwörter

Electro-thermo-structural Simulations, Finite Element Analysis, Circuit Layout Level, quality control, reliability, safety and risk, Atomic Flux Divergence (AFD), Interconnect Reliability, 3D Modeling, Electromigration (EM) Issues