FPGA Prototyping by Verilog Examples
Pong P. Chu
Links auf reinlesen.de sind sogenannte Affiliate-Links. Wenn du auf so einen Affiliate-Link klickst und über diesen Link einkaufst, bekommt reinlesen.de von dem betreffenden Online-Shop oder Anbieter eine Provision. Für dich verändert sich der Preis nicht.
Naturwissenschaften, Medizin, Informatik, Technik / Elektronik, Elektrotechnik, Nachrichtentechnik
FPGA Prototyping Using Verilog Examples will provide you with a hands-on introduction to Verilog synthesis and FPGA programming through a "learn by doing" approach. By following the clear, easy-to-understand templates for code development and the numerous practical examples, you can quickly develop and simulate a sophisticated digital circuit, realize it on a prototyping device, and verify the operation of its physical implementation. This introductory text that will provide you with a solid foundation, instill confidence with rigorous examples for complex systems and prepare you for future development tasks.
Chu (Cleveland State University) has written several volumes covering Verilog and VHDL, the two major hardware definition languages used in the design of smaller digital systems. The volume reviewed here is an introduction to Verilog only. The book assumes that the student is already familiar with basic digital circuits. After an introductory section, the remainder of the work consists of worked examples that should be quite easily understood by students. Each chapter ends with suggested exercises that build directly on the examples from that chapter. There are sections that are specific to Xilinx Spartan FPGAs and in some cases, specific to the Digilent S3 prototyping board. A course that uses different hardware would need to provide supplementary material before using this book as a resource. Chu writes in a pedagogically sound manner and includes good coverage of the Verilog language, with nice attention to the differences between the 1995 and 2001 versions of the language. The volume suffers from some sloppy editing (e.g., a reference to VHDL instead of Verilog in one place, an incorrect timing parameter value in the appendix, miscellaneous typos) and a very skimpy index. Summing Up: Recommended. Upper-division undergraduate through professional collections. -- C. Vickery, Queens College of CUNY (Choice, February 2009)
Circuit Theory & Design, Elektrotechnik u. Elektronik, Electrical & Electronics Engineering, Computertechnik, Computer Engineering, Schaltkreise - Theorie u. Entwurf