Instruction Level Parallelism

Arun Kejariwal, Utpal Banerjee, Alex Aiken, ...

PDF
ca. 64,19
Amazon iTunes Thalia.de Weltbild.de Hugendubel Bücher.de ebook.de kobo Osiander Google Books Barnes&Noble bol.com Legimi yourbook.shop Kulturkaufhaus ebooks-center.de
* Affiliatelinks/Werbelinks
Hinweis: Affiliatelinks/Werbelinks
Links auf reinlesen.de sind sogenannte Affiliate-Links. Wenn du auf so einen Affiliate-Link klickst und über diesen Link einkaufst, bekommt reinlesen.de von dem betreffenden Online-Shop oder Anbieter eine Provision. Für dich verändert sich der Preis nicht.

Springer US img Link Publisher

Naturwissenschaften, Medizin, Informatik, Technik / Informatik

Beschreibung

This book precisely formulates and simplifies the presentation of Instruction Level Parallelism (ILP) compilation techniques. It uniquely offers consistent and uniform descriptions of the code transformations involved. Due to the ubiquitous nature of ILP in virtually every processor built today, from general purpose CPUs to application-specific and embedded processors, this book is useful to the student, the practitioner and also the researcher of advanced compilation techniques. With an emphasis on fine-grain instruction level parallelism, this book will also prove interesting to researchers and students of parallelism at large, in as much as the techniques described yield insights that go beyond superscalar and VLIW (Very Long Instruction Word) machines compilation and are more widely applicable to optimizing compilers in general. ILP techniques have found wide and crucial application in Design Automation, where they have been used extensively in the optimization of performance as well as area and power minimization of computer designs.


Weitere Titel von diesem Autor
Weitere Titel in dieser Kategorie
Cover Cyber Operations
Jerry M. Couretas
Cover Cyber Operations
Jerry M. Couretas

Kundenbewertungen

Schlagwörter

Optimization, Software pipelining, GPU architecture scheduling algorithms, Trace scheduling, Parallel processing, Scheduling, Parallel computing, VLIW, Superscalar, Loop parallelization, Modulo scheduling, Instruction-level parallelism, Percolation scheduling, Compilers, Parallelism, GPUs, Performance